# CS:APP3e Web Aside OPT:SIMD: Achieving Greater Parallelism with SIMD Instructions* 

Randal E. Bryant<br>David R. O'Hallaron

January 14, 2016

## Notice

The material in this document is supplementary material to the book Computer Systems, A Programmer's Perspective, Third Edition, by Randal E. Bryant and David R. O'Hallaron, published by Prentice-Hall and copyrighted 2016. In this document, all references beginning with "CS:APP3e" are to this book. More information about the book is available at csapp. cs . cmu. edu.

This document is being made available to the public, subject to copyright provisions. You are free to copy and distribute it, but you must give attribution for any use of this material.

## 1 Introduction

As described in CS:APP3e Section 3.1, Intel introduced the SSE instructions in 1999, where SSE is the acronym for "streaming SIMD extensions," and, in turn, SIMD (pronounced "sim-dee") is the acronym for "single-instruction, multiple-data." More recent versions of x86-64 processors implement the AVX multimedia instructions. In addition to providing a superset of the SSE instructions, AVX expands the size of the vector registers. Our presentation is based on AVX2, the second version of AVX, introduced with the Core i7 Haswell processor in 2013. GCC will generate AVX2 code when given the command-line parameter -mavx2. We will show how the SIMD instructions can be used to implement vector computations, where multiple data values are computed with a single operation.
The idea behind the SIMD execution model in AVX2 is that each 32-byte YMM register can hold multiple values. In our examples, we will consider the cases where they can hold either eight integer or singleprecision values, or four double-precision values. AVX2 instructions can then perform vector operations on these registers, such as adding or multiplying eight or four sets of values in parallel. For example, if YMM register \%ymm 0 contains eight single-precision floating-point numbers, which we denote $a_{0}, \ldots, a_{7}$, and $\% \mathrm{rcx}$ contains the memory address of a sequence of eight single-precision floating-point numbers, which we denote $b_{0}, \ldots, b_{7}$ then the instruction

[^0]```
vmulps (%rcx), %ymm0, %ymm1
```

will read eight values from memory and eight from AVX register \%ymm0. It will perform eight multiplications in parallel, computing $c_{i} \leftarrow a_{i} \cdot b_{i}$, for $0 \leq i \leq 7$ and store these results in AVX register \%ymm1. We see that a single instruction is able to generate a computation over multiple data values, hence the term "SIMD." This multiplication is an example of what we will refer to as vector code. We will refer to code that operates only on one value at a time as scalar code.

Gcc supports extensions to the C language that let programmers express a program in terms of vector operations that can be compiled into the SIMD instructions of AVX2 [1]. This coding style is preferable to writing code directly in assembly language, since GCC can also generate code for the SIMD instructions found on other processors. Writing in C also has the advantage that GCC will generate scalar code for machines that do not support vector instructions. We will describe how to write code using the GCC support for vector operations, using our combining functions as examples. The basic strategy is to define a vector data type vec_t that holds either eight 4-byte values or four 8-byte values. If we have two such vectors va and vb , then the expression va * vb causes a SIMD multiplication of the vector elements.

## 2 Declarations

Our first step is to declare the vector data type. Since we are trying to make the same code work for base data types int, long, float, and double, we will use a combination of typedef declarations and constant definitions to make the code more general. As with our earlier versions, we assume that the base data type has been declared as type data_t.
We define VBYTES to be the number of bytes in a vector. For AVX2, this is defined to be 32, but we would like to keep this value parameterized to easily adapt the code for other machines. We then define VSIZE to be the number of elements in each vector:

```
/* Number of bytes in a vector */
#define VBYTES 32
/* Number of elements in a vector */
#define VSIZE VBYTES/sizeof(data_t)
```

We are now ready to define the vector data type. This involves a notation that is idiosyncratic to GCC:

```
/* Vector data type */
typedef data_t vec_t __attribute__ ((vector_size(VBYTES)));
```

This declaration states that data type vec_t is vector, where the elements are of type data_t, and the vector consists of VBYTES bytes.
Elements of a vector can be referenced using array notation. For example, the following code initializes a vector element to the combining code's identity element:

```
/* Declare vector and intialize elements to IDENT */
```

```
vec_t accum;
for (i = 0; i < VSIZE; i++)
    accum[i] = IDENT;
```

The following shows a simple example of computing the inner product of two SIMD vectors:

```
/* Compute inner product of SSE vector */
data_t innerv(vec_t av, vec_t bv) {
    long int i;
    vec_t pv = av * bv;
    data_t result = 0;
    for (i = 0; i < VSIZE; i++)
        result += pv[i];
    return result;
}
```

In this code, the multiplication operation on line 4 multiplies the corresponding elements of vectors av and bv. The code on line 7 accesses an element of the product vector, with the overall loop computing the sum of the elements.

## 3 Alignment Requirement

Some of the AVX2 instructions impose a very strict alignment requirement on memory operands. They require that any data being read from memory into an YMM register, or written from an YMM register to memory, satisfy a 32 -byte alignment. An instruction that attempts to read or write unaligned data can cause a segmentation fault, indicating an invalid memory reference. This alignment requirement will factor into how we write programs that make use of AVX2 instructions. (There are AVX2 instructions that can access unaligned data, but early implementations were not very efficient, and so GCC does not currently generate code that uses them.)

## 4 Implementation of Combining Function

Figure 1 shows the code for a combining function that makes use of the SIMD operations. The overall idea is to set up a vector variable accum that accumulates either eight (data types int and float) or four (data type double) values in parallel.
The code starts by initializing the accumulators to the identity element (lines 10-11), using array indexing to set the individual elements of a vector.
To satisfy the alignment requirement, we may need to accumulate several vector elements using scalar operations until the remaining data vector data has an address that is a multiple of VBYTES. The code for this is shown in lines $14-17$. Observe we cast pointer data to data type size_t so that we can test whether it is a multiple of VBYTES. We must also keep track of the number of remaining elements cnt, and consider the case where cnt is smaller than the number of elements in a single vector.

```
```

void simd_v1_combine(vec_ptr v, data_t *dest)

```
```

void simd_v1_combine(vec_ptr v, data_t *dest)
{
{
long i;
long i;
vec_t accum;
vec_t accum;
data_t *data = get_vec_start(v);
data_t *data = get_vec_start(v);
int cnt = vec_length(v);
int cnt = vec_length(v);
data_t result = IDENT;
data_t result = IDENT;
/* Initialize all accum entries to IDENT */
/* Initialize all accum entries to IDENT */
for (i = 0; i < VSIZE; i++)
for (i = 0; i < VSIZE; i++)
accum[i] = IDENT;
accum[i] = IDENT;
/* Single step until have memory alignment */
/* Single step until have memory alignment */
while ((((size_t) data) % VBYTES) != 0 \&\& cnt) {
while ((((size_t) data) % VBYTES) != 0 \&\& cnt) {
result = result OP *data++;
result = result OP *data++;
cnt--;
cnt--;
}
}
/* Step through data with VSIZE-way parallelism */
/* Step through data with VSIZE-way parallelism */
while (cnt >= VSIZE) {
while (cnt >= VSIZE) {
vec_t chunk = *((vec_t *) data);
vec_t chunk = *((vec_t *) data);
accum = accum OP chunk;
accum = accum OP chunk;
data += VSIZE;
data += VSIZE;
cnt -= VSIZE;
cnt -= VSIZE;
}
}
/* Single-step through remaining elements */
/* Single-step through remaining elements */
while (cnt) {
while (cnt) {
result = result OP *data++;
result = result OP *data++;
cnt--;
cnt--;
}
}
/* Combine elements of accumulator vector */
/* Combine elements of accumulator vector */
for (i = 0; i < VSIZE; i++)
for (i = 0; i < VSIZE; i++)
result = result OP accum[i];
result = result OP accum[i];
/* Store result */
/* Store result */
*dest = result;
*dest = result;
}

```
```

}

```
```

Figure 1: Combining function using SIMD operations. The vector operations cause multiple (4 or 8) values to be accumulated in parallel in variable accum.

Lines $20-25$ show the main loop for the function. We see here the use of casting to create a pointer to a vector having the same address as the pointer to the data. Dereferencing this pointer then retrieves an entire vector of data from memory, defined here by vector variable chunk. The statement accum = accum $O P$ chunk then combines the vector values read from memory with the values in the parallel accumulators.
In the event that the main loop terminates before all values have been accumulated, we have another loop to single step through the remaining elements (lines 28-31)
We then reference the individual accumulator elements with array subscripting and combine them to accumulate the final result (lines 34 35.)

## 5 Analysis

The following table shows our results for the code of Figure 1, compared to our best method using only scalar operations:

| Method | Integer |  |  |  | Floating point |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | int |  | long |  | float |  | double |  |
|  | + | $\star$ | + | $\star$ | + | $\star$ | + | $\star$ |
| Scalar $10 \times 10$ | 0.54 | 1.01 | 0.55 | 1.00 | 1.01 | 0.51 | 1.01 | 0.52 |
| Scalar throughput bound | 0.50 | 1.00 | 0.50 | 1.00 | 1.00 | 0.50 | 1.00 | 0.50 |
| Vector $1 \times 1$ | 0.16 | 1.25 | 2.14 | 4.51 | 0.37 | 0.63 | 0.75 | 1.26 |
| Vector throughput bound | 0.06 | 0.12 | 0.12 | - | 0.12 | 0.06 | 0.25 | 0.12 |

Note that we now list the performance for the different integer sizes (int and long) and the different floating-point sizes (float and double) separately. Although these two cases have identical performance for scalar code, they have different performance with vector code, since one achieves 8 -way parallelism, while the other just 4 -way. We see that the resulting performance is a bit mixed. For integer addition and both single-precision addition and multiplication, we have broken the throughput barrier that we have seen for scalar implementations. On the other hand, other operations did not perform as well as we achieved using scalar code.
Fortunately, we can combine our earlier techniques for further enhancing parallelism either by expanding the number of accumulators (see Problem 1) or by using reassociation (see Problem 2), yielding the following performance:

| Method | Integer |  |  |  | Floating point |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | int |  | long |  | float |  | double |  |
|  | + | $\star$ | + | $\star$ | + | $\star$ | + | $\star$ |
| Scalar $10 \times 10$ | 0.54 | 1.01 | 0.55 | 1.00 | 1.01 | 0.51 | 1.01 | 0.52 |
| Scalar throughput bound | 0.50 | 1.00 | 0.50 | 1.00 | 1.00 | 0.50 | 1.00 | 0.50 |
| Vector $8 \times 8$ | 0.05 | 0.24 | 0.13 | 1.51 | 0.12 | 0.08 | 0.25 | 0.16 |
| Vector $8 \times 1 a$ | 0.06 | 0.25 | 0.25 | 1.87 | 0.51 | 0.27 | 1.04 | 0.52 |
| Vector throughput bound | 0.06 | 0.12 | 0.12 | - | 0.12 | 0.06 | 0.25 | 0.12 |

We can see that the vector code achieves almost an eightfold improvement on the four 32-bit cases, and a fourfold improvement on three of the four 64-bit cases. Only the long integer multiplication code does not perform well when we attempt to express it in vector code. The AVX instruction set does not include one to do parallel multiplication of 64-bit integers, and so GCC cannot generate vector code for this case. Using vector instructions creates a new throughput bound for the combining operations. These are eight times lower for 32-bit operations and four times lower for 64-bit operations than the scalar limits. Our code comes close to achieving these bounds for several combinations of data type and operation.

## 6 Problems

## Practice Problem 1:

Write vector code for the combining function that maintains four different sets of accumulators, each accumulating either eight or four values, depending on the data type.

## Practice Problem 2:

Write vector code for the combining function that reads four 32-byte chunks from memory on each iteration, and then uses reassociation to increase the number of combining operations that can be performed in parallel.

## Practice Problem 3:

Write a SIMD version of the inner-product computation described in CS:APP3e Problem 5.13, using a single vector variable to accumulate multiple sums in parallel. You cannot assume that the argument vectors satisfy a 32 -byte alignment. You can assume, however, that any degree of misalignment will be the same for both. In other words, for pointer $p$, the expression ((long) $p$ ) $\% 32$ will yield the same value when $p$ is udata as it will when $p$ is vdata.
Our implementation of this function achieves a CPE of 0.38 for single-precision data, and 0.75 for double-precision data.

## Practice Problem 4:

Extend your code for Problem 3 3to accumulate sums in four vectors. Our implementation of this function achieves a CPE of around 0.14 for single-precision data, and 0.29 for double-precision data, nearly reaching the throughput limit imposed by the add unit.

## Practice Problem 5:

Write a SIMD version of the polynomial evaluation described in CS:APP3e Problem 5.5, using a single vector variable to accumulate multiple sums in parallel. Your code must work correctly regardless of the alignment of argument a. Our implementation of this function achieves a CPE of 1.44, exceeding the performance of the best scalar implementation.

## Practice Problem 6:

Use the various tricks you have learned: vector code, multiple accumulators, reassociation, and Horner's method to write the fastest polynomial evaluation function you can. Our code achieves a CPE of 0.35.

## Practice Problem Solutions

## Problem 1]Solution: [Pg.6]

This code combines the style we have seen for parallel accumulation with vector code. Here is the main loop for the function:

```
/* 4 * VSIZE x 4 * VSIZE unrolling */
while (cnt >= 4*VSIZE) {
    vec_t chunk0 = *((vec_t *) data);
    vec_t chunk1 = *((vec_t *) (data+VSIZE));
    vec_t chunk2 = *((vec_t *) (data+2*VSIZE));
    vec_t chunk3 = *((vec_t *) (data+3*VSIZE));
    accum0 = accum0 OP chunk0;
    accum1 = accum1 OP chunk1;
    accum2 = accum2 OP chunk2;
    accum3 = accum3 OP chunk3;
    data += 4*VSIZE;
    cnt -= 4*VSIZE;
}
```

The following code then combines the results for all of the accumulators:

```
/* Combine into single accumulator */
accum0 = (accum0 OP accum1) OP (accum2 OP accum3);
/* Combine results from accumulators within vector */
for (i = 0; i < VSIZE; i++)
    result = result OP accum0[i];
```


## Problem 2 Solution: [Pg.6]

This version only requires modifying the main loop:

```
while (cnt >= 4*VSIZE) {
    vec_t chunk0 = *((vec_t *) data);
    vec_t chunk1 = *((vec_t *) (data+VSIZE));
    vec_t chunk2 = *((vec_t *) (data+2*VSIZE));
    vec_t chunk3 = *((vec_t *) (data+3*VSIZE));
    accum = accum OP
            ((chunk0 OP chunk1) OP (chunk2 OP chunk3));
    data += 4*VSIZE;
    cnt -= 4*VSIZE;
}
```

As this example shows, we can enhance parallelism by reassociating the vector operations, just as we did for scalar operations.

Problem 3 Solution: [Pg.6]
This code is a direct adaptation of the SIMD version of the combining function:

```
/* Vectors must satisfy alignment requirement */
void inner_simd_v1(vec_ptr u, vec_ptr v, data_t *dest)
{
    long i;
    vec_t accum;
    data_t *udata = get_vec_start(u);
    data_t *vdata = get_vec_start(v);
    long cnt = vec_length(v);
    data_t result = 0;
    /* Initialize accum entries to 0 */
    for (i = 0; i < VSIZE; i++)
        accum[i] = 0;
    /* Single step until have memory alignment */
    while (((long) udata) % VBYTES && cnt) {
        result += *udata++ * *vdata++;
        cnt--;
    }
    /* Step through data with VSIZE-way parallelism */
    while (cnt >= VSIZE) {
        vec_t uchunk = *((vec_t *) udata);
        vec_t vchunk = *((vec_t *) vdata);
        accum = accum + (uchunk * vchunk);
        udata += VSIZE;
        vdata += VSIZE;
        cnt -= VSIZE;
    }
    /* Single-step through remaining elements */
    while (cnt) {
        result += *udata++ * *vdata++;
        cnt--;
    }
    /* Combine elements of accumulator vector */
    for (i = 0; i < VSIZE; i++)
        result += accum[i];
    /* Store result */
    *dest = result;
}
```

Problem 4 Solution: [Pg. 6]
The following shows the inner loop for this function

```
/* Step through data with 4*VSIZE-way parallelism */
while (cnt >= 4*VSIZE) {
    vec_t uchunk = *((vec_t *) udata);
    vec_t vchunk = *((vec_t *) vdata);
    accum0 = accum0 + (uchunk * vchunk);
    udata += VSIZE; vdata += VSIZE;
    uchunk = *((vec_t *) udata);
    vchunk = *((vec_t *) vdata);
    accum1 = accum1 + (uchunk * vchunk);
    udata += VSIZE; vdata += VSIZE;
    uchunk = *((vec_t *) udata);
    vchunk = *((vec_t *) vdata);
    accum2 = accum2 + (uchunk * vchunk);
    udata += VSIZE; vdata += VSIZE;
    uchunk = *((vec_t *) udata);
    vchunk = *((vec_t *) vdata);
    accum3 = accum3 + (uchunk * vchunk);
    udata += VSIZE; vdata += VSIZE;
    cnt -= 4*VSIZE;
}
```


## Problem 5 Solution: [Pg.6]

Our code accumulates multiple sums in parallel, using a vector xpwrv with elements $x^{i}, x^{i+1}, \ldots$ when executing the loop where pointer a is the address of coefficient $a_{i}$.

```
double poly_simd_v1(double a[], double x, long degree)
{
    long i;
    vec_t accum;
    long cnt = degree+1;
    double result = 0;
    double xpwr = 1.0; /* Various powers of x */
    vec_t xvv; /* Vector of x^{VSIZE} */
    vec_t xpwrv; /* Vector of increasing powers of x */
    /* Initialize accum entries to 0, and compute x^{VSIZE} */
    xpwr = 1.0;
    for (i = 0; i < VSIZE; i++) {
        accum[i] = 0;
        xpwr *= x;
    }
    /* Create a vector of all x^{VSIZE} */
```

```
for (i = 0; i < VSIZE; i++)
        xvv[i] = xpwr;
xpwr = 1;
/* Single step until have memory alignment */
while (((size_t) a) % VBYTES && cnt) {
    result += *a++ * xpwr;
        xpwr *= x;
        cnt--;
}
/* Create vector with values xpwr, xpwr*v, ... */
for (i = 0; i < VSIZE; i++) {
        xpwrv[i] = xpwr;
        xpwr *= x;
}
/* Main loop. Accumulate sums in parallel */
while (cnt >= VSIZE) {
    vec_t chunk = *((vec_t *) a);
    accum += chunk * xpwrv;
    xpwrv *= xvv;
        a += VSIZE;
        cnt -= VSIZE;
}
/* Extract accumulated values */
xpwr = 1.0;
for (i = 0; i < VSIZE; i++)
    result += accum[i];
/* Get highest power of x */
xpwr = xpwrv[0];
/* Single step remaining elements */
while (cnt) {
    result += *a++ * xpwr;
        xpwr *= x;
        cnt--;
}
return result;
```

\}

## Problem 6Solution: [Pg. 6]

Solution available on Instructor's portion of CS:APP website.

## References

[1] GCC Online Documentation. Available at http://gcc.gnu.org/.


[^0]:    *Copyright (c) 2015, R. E. Bryant, D. R. O'Hallaron. All rights reserved.

