



Processor package


Core 0



Core 3



...



Main memory

The L3 unified cache is connected to the Main memory.